

MEASURING HEAT FLUX FROM A COMPONENT ON A PCB



INTRODUCTION

Electronic circuit boards consist of components which generates substantial amounts of heat during their operation. A clear knowledge of the level of heat dissipation from electronic components during their operation is desirable for reliable and optimal design of cooling systems and selection of the appropriate heat removal methodologies, as heat dissipation from a component in an electronic package not only influences its own performance but also affects the performance of neighboring components, leading to their failure.

Progressively, the demand for higher power density and efficiency in electronic products is increasing. This leads to a greater need for accurate means of measuring the dissipative losses of power and the knowledge of this heat dissipation from electronic components is a critical input for thermal designers. Conventional techniques for measuring the heat dissipation include the integration of the product of measured voltage and current and the use of insulated calorimetry chambers to measure the heat flow from the devices. Calorimetric methods have been used to make loss measurements of electric machines or standalone components such as power electronic device, transformer, ferrite and capacitor etc.

A method proposed [1] in this article, to measure heat dissipation of components on a printed circuit board (PCB) under operating conditions, utilizes a heat flux sensor and thermistors, and calculates heat dissipation from a thermal standpoint. Measurement is prone to error due to interference of the neighboring component (heat sources) and this is compensated by carrying out error analysis, with

the help of which an Error Indicator is developed. In order to validate and prove the effectiveness of this new method, experiments are carried out and exhibited a close match between the measured and experimental values.

MEASUREMENT METHOD

Consider a 2-node thermal resistance network as shown in figure 1 below




Figure 1. 2-Node Thermal Resistance Network [1]

There are 2 nodes, A and B that are heat sources. Nodes A and B are connected to each other and to the ambient sink.

Node A details:

Heat dissipation: Q_0

Temperature: T_0

Heat dissipation from node A to sink: Q_{a0}

Node B details:

Heat dissipation: Q_1

Heat dissipation from node B to sink: Q_{a1}

Also, T_a represents ambient temperature and Q_{ab} is the heat exchange between nodes A and B.

For this network, heat dissipation from node A to sink is given in equation 1. The temperature difference between temperature at node A and ambient temperature is basically a combination of heat dissipation at node A and some heat from node B and is given in equation 2 below. Equation 3 shows that the resistance $1/R_1$ is proportional to resistances only.

$$Q_{a0} = \frac{R_{a1}}{R_{a0} + R_{b1} + R_{a1}} \cdot Q_1 + \frac{R_{b1} + R_{a1}}{R_{a0} + R_{b1} + R_{a1}} \cdot Q_0 \quad (1)$$

$$Q_0 + \frac{R_{a1}}{R_{b1} + R_{a1}} \cdot Q_1 = \frac{1}{R_1} \cdot (T_0 - T_a) \quad (2)$$

$$\frac{1}{R_1} = \frac{1}{R_{a0}} + \frac{1}{R_{b1} + R_{a1}} \quad (3)$$

Thermal resistance network shown in figure 2 below depicts different components on PCB. Nodes labeled as A, B, C, D and E are dissipating heat while other nodes shown do not dissipates heat. Node A is the Device Under Test (DUT) whose heat dissipation is measured by this method.




Figure 2. Thermal Resistance Network for the General Case [1]

As explained in the previous section, $(T_0 - T_a)$ is basically proportional to the heat dissipation at node A and combination of heat dissipation from other nodes in the network, like from node B, C, D, E and is given by:

$$Q + E = Q_m + K \cdot (T_0 - T_a) \quad (4)$$

Please note that this technique is ignoring all radiation heat transfer gain and loss. The above equation has two unknowns and two measurable parameters. K is an unknown constant and is the reciprocal of thermal resistance from T_0 to T_a . $Q+E$ is another unknown constant. Q is the total heat dissipation from DUT and E is the effect of other heat sources on the PCB. Q_m in the equation is basically a measured quantity. It is part of total heat dissipation Q which is drawn away through components case top and not through the network. This is done and measured using thermoelectric module, which draw different amounts of heat from the component case top and monitors the change in Q_m . As Q_m changes, $T_0 - T_a$ also changes and is also monitored. Figure 3 shows the result of calculation based on equations 1-3 where $Q+E$ is the predicted heat dissipation for the DUT. Of this, Q is the actual heat dissipation and E is artificial part. Equation 4 has two unknowns K and $Q+E$. Q_m can be varied using a TEC which results in different $T_0 - T_a$. By taking two sets of data $Q+E$ can be calculated.




Figure 3. Calculation Graph [1]

TEST METHOD

Heat flux sensor, Thermoelectric cooling module (TEC), thermistor are used in testing the entire PCB assembly which is placed in a wind tunnel with high cooling air flow rate. The arrangement is as shown in figure 4 wherein, heat flux sensor is placed between the DUT and the TEC with active heat sink. A total of five thermistors are used and attached on other side of PCB (side other than where DUT is mounted). One thermistor is attached exactly below the DUT




Figure 4. Testing Apparatus [1]

at the centre and four other thermistors are attached at the mid points of the four edges of DUT. TEC used is modulated to draw different amounts of heat from the DUT. The intent is, the heat flow should be maximum from the center and should spread from center to the sides. To achieve this, the average temperature from the four surrounding points of DUT is lower than or equal to that in the middle of DUT.

This testing set up and method is OK if the DUT is the only heat source on the PCB, but does not hold true if there are heat sources other than DUT. In that case, as shown in equation 4, interference from nearby heat sources (E) comes in to picture and should be considered to avoid the obvious error in heat dissipation estimation.

NEED FOR ERROR INDICATOR AND ITS DERIVATION

From equation 2 and equation 4 above, the interference term E is given as

$$E = \frac{R_{a1}}{R_{b1} + R_{a1}} \cdot Q_1 \tag{5}$$

Looking at the interdependency of the parameters in equation 5, there are three factors that affect the theoretical measurement error and raises the need to derive an Error Indicator:

1. When heat flow from nearby source (Q_1) is smaller, the error becomes smaller
2. When the nearby heat source is far away from DUT or the board in plane conductivity is less, then R_{b1} is larger and the error becomes smaller
3. When there is higher cooling rate near Q_1 , R_{a1} is smaller and the error becomes smaller

During testing, only cooling rate can be controlled, whereas other two factors are out of measurement control. In order to compensate the effect of error overall and achieve highly accurate measurement, an Error Indicator is required which can be used during testing and reveal the measurement method error.

A concept of Isotherm Hierarchy is used to define an error indicator. Figure 5 shows a topology of heat transfer from DUT and other n heat sources flowing through a hierarchy of isotherms to ambient sink. Figure 6 shows the isotherms hierarchy on PCB plane and thermal resistance network. Let T_b locates at the center of DUT. Let T_n be the 1st isotherm surrounding the DUT only, T_{n+1} be the 2nd isotherm surrounding the DUT and first closest neighbor heat source, T_{n+2} be the 3rd isotherm surrounding the DUT and the first two closest neighbor heat sources, so on and so forth, till T_{n+n} circles all the n neighbor heat sources. It is not necessary for T_{n+1} to be higher than T_{n+1+1} . Heat flow Q_{bi} ($i=1, \dots, n$) will alter direction to comply with the law of heat flowing from a high temperature node to a lower temperature node. Figure 7 is the equivalent network for all the heat sources and is basically a transformation of figure 6.




Figure 5. A Topology of Heat Flow to Ambient [1]




Figure 6. n-Node Thermal Resistance Network [1]




Figure 7. Equivalent Thermal Resistance Network [1]

All the nearby heat sources are replaced with an equivalent heat source Q_{ext} . Rearranging equation 4 and including T_b , we get equation 6 as follows,

$$Q + \frac{R_{e0}}{R_{e0} + R_e} \cdot Q_{ext} = Q_m + \frac{\left(\frac{1}{R_{a0}} + \frac{1}{R_{e0} + R_e}\right)}{1 + R_b \cdot \left(\frac{1}{R_{a0}} + \frac{1}{R_{e0} + R_e}\right)} \cdot (T_b - T_a) \quad (6)$$

The error percentage due to neighbor heat sources Q_{ext} is given in equation 7,

$$\text{Error\%} = \frac{\frac{R_{e0}}{R_{e0} + R_e} \cdot Q_{ext}}{1 + R_b \cdot \left(\frac{1}{R_{a0}} + \frac{1}{R_{e0} + R_e}\right)} \cdot Q = \frac{R_{a0} \cdot \frac{R_{e0}}{R_{a0} + R_{e0} + R_e} \cdot Q_{ext}}{\left(R_b + R_{a0} \cdot \frac{(R_{e0} + R_e)}{R_{a0} + R_{e0} + R_e}\right)} \quad (7)$$

When TEC draws all the heat from the component case top, $Q - Q_m$ is close to zero.

Therefore,

$$R_{a0} \cdot \frac{R_{e0}}{R_{a0} + R_{e0} + R_e} \cdot Q_{ext} = T_n - T_a \quad (\text{when } Q_m = Q) \quad (8)$$

When TEC draws almost none of the heat through case top, Q is close to $(Q - Q_m)$. Equation 9 therefore is:

$$\left(R_b + R_{a0} \cdot \frac{(R_{e0} + R_e)}{R_{a0} + R_{e0} + R_e}\right) \cdot Q = (T_b - T_a) \quad (\text{when } Q_m = 0) - (T_n - T_a) \quad (\text{when } Q_m = Q) \quad (9)$$

The error percentage calculated using the above equations and applying them to experimental set up, is the measurement method error due to the nearby heat sources interference.

Comparison between Simulations and Measurement using Error Indicator

Ten cases of different power levels and different distance of sources from the DUT, varying PCB conductivities and ambient cooling rates are simulated with ANSYS Icepak. Figures 8, 9, 10, 11 show four simulated cases results with different nearby heat sources on PCB.




Figure 8. Case 0 – No Neighbor Heat Source [1]




Figure 9. Case 1 – Remote Neighbor Heat Sources [1]




Figure 10. Case 2 – Intermediate Neighbor Heat Sources [1]




Figure 11. Case 3 – Immediate Neighbor Heat Sources [1]




Figure 12. Error (before compensation) Sensitivity [1]




Figure 13. Error % Indicator Effectiveness [1]

As indicated by Equation (7), the model error before compensation is affected by nearby heat sources and their distances to DUT, PCB conductivity, and ambient cooling rate. The errors before compensation are plotted in Figure 12 from case simulation results.

SUMMARY

This new method of measuring the heat flux from a component on PCB under operating condition is innovative and practical way to estimate component heat loss with reasonable error. Comparing this method with traditional calorimetric method, it takes less effort to setup tests by allowing heat spreading through PCB and modulating heat from the case top.

REFERENCES

1. Zhongwei, Qi. , “A Method to Measure Heat Dissipation from Component on PCB”, General Electric Technology Infrastructure Healthcare
2. Sajith, V., Balakrishna, C., Sobhan, P., “Characterization of Heat Dissipation from a Microprocessor Chip Using Digital Interferometry
3. Zhang, Y., Janhs, T., “Power Electronics Loss Measurement Using New Heat Flux Sensor Based on Thermoelectric Device With Active Control”